NOTICE: Citizendium is still being set up on its newer server, treat as a beta for now; please see here for more.
Citizendium - a community developing a quality comprehensive compendium of knowledge, online and free. Click here to join and contribute—free
CZ thanks our previous donors. Donate here. Treasurer's Financial Report -- Thanks to our content contributors. --

Quadruple data rate

From Citizendium
Jump to: navigation, search
This article is developing and not approved.
Main Article
Related Articles  [?]
Bibliography  [?]
External Links  [?]
Citable Version  [?]
This editable Main Article is under development and not meant to be cited; by editing it you can help to improve it towards a future approved, citable version. These unapproved articles are subject to a disclaimer.

Quadruple data rate (or quad pumping) is a microprocessor clocking technique wherein data is transmitted four times for each clock cycle. The Front Side Bus for Intel's Pentium 4 and Core 2 Duo processors utilizes this technique to achieve an effective 800 MHz (200 MHz × 4),or 1066 MHz (266 MHz × 4). Xeon processors and future Core 2 Duo processors can reaching an effective 1333 MHz bus (333 MHz x4) with this technique. Quadruple data rate is also used in the Accelerated Graphics Port (AGP) 4x bus.

Quadruple data rate is not four times as effective as actually increasing the data rate. This is because while the peak bandwidth is quadrupled, the read latency of the first word is unchanged. This means that although more information is moved, the time between the processor's request and the arrival of the first piece of information is unchanged. However, implementing a quadruple data rate bus is much easier and less expensive than quadrupling the speed of a bus (or doubling the speed of a double data rate bus).

See also