Double data rate

From Citizendium
Jump to: navigation, search
This article is developing and not approved.
Main Article
Definition [?]
Related Articles  [?]
Bibliography  [?]
External Links  [?]
Citable Version  [?]
This editable Main Article is under development and subject to a disclaimer.

In computing, a computer bus operating with double data rate transfers data on both the rising and falling edges of the clock signal, effectively nearly doubling the data transmission rate without having to deal with the additional problems of timing skew that increasing the number of data lines would introduce. This is also known as double pumped, dual-pumped, and double transition. It is frequently abbreviated as "DDR".

This technique has been used for the Front side bus (FSB), Ultra-3 SCSI, the Accelerated Graphics Port (AGP) 2x bus, DDR SDRAM, and the HyperTransport version 3.0 bus. Quadruple data rate (QDR) has replaced DDR in many Front side buses (including in Intel x86 processors). However, QDR is currently

An alternative to double or quad pumping is to make the link self-clocking. This tactic was chosen by the InfiniBand and PCI Express buses.

It is often difficult to know how to refer to the speed of a double-pumped bus. Discussing the raw bandwidth of a bus is less ambiguous than comparing clock speed and transfers per second as this also takes into account the width of the bus: thus DDR SDRAM that runs on a clock signal of 100 MHz, with data transfer the same as SDR SDRAM running at about 200 MHz, is called DDR-200 and PC-1600, referring to the peak bandwidth. However, this number does not take into account the bus protocol overhead or latencies, both of which can reduce the effective bandwidth of a bus to a fraction of the raw bandwidth. In RAM, the "normal" clock rate is often used. RAM labelled as DDR2-800 runs at 800 MHz, while processors and chipsets commonly refer to their buses by the "doubled" clock speed rating.

While a double-pumped bus can nearly double peak bandwidth it does nothing for latency, because it takes the same amount of time for the first "word" to arrive from memory. By contrast, doubling the speed of the bus reduces latency, because the individual bits of data move across the bus faster. However, doubling the clock speed of a bus is a difficult and expensive engineering challenge.

See also


"Understanding Bandwidth and Latency" by Jon Stokes

"PC Hardware in a Nutshell", O'Reilly Publishing